บรรณานุกรม

[Jung02]   H. Jung, K. Lee, and S. Ha, "Efficient Hardware Controller Synthesis for Synchronous Dataflow Graph in System Level Design", IEEE Trans. on VLSI systems, Vol.10, No. 4, August 2002, pages:423-428.

[Lange01]   W. Lange and W. Rosensteil, "Synthesis of Data Transmission Circuits Starting from Behavioral HW Descriptions", ICECS01, 2001.

[Bhattach98] S. Bhattacharya, S. Dey, and F. Brglez, "Effects of Resource Sharing on Circuit Delay: An Assignment Algorithm for Clock Period Optimization", ACM Trans. on Design Automation of Electronic Systems,Vol.3, No.2, April 1998, pages: 285-307.

[Blythe00]   S. Blythe and R. Walker, "Efficient Optimal Design Space Characterization Methodologies", ACM Trans. on Design Automation of Electronic Systems, Vol.5, No.3, July 2000, pages: 322-336.

[Chang96]   E. Chang, D. Gajski, and S. Narayan, "An Optimal Clock Period Selection Method Based on Slack Minimization Criteria", ACM Trans. on Design Automation of Electronic Systems, Vol.1, No.3, July 1996, pages: 352-370.

[Juan96]   H. Juan, D. Gajski, and S. Bakshi, "Clock Optimization for High-Performance Pipelined Design", Proceedings of European Design Automation Conference (EURO-DAC '96), 1996, 16-20 Sept. 1996, Pages: 330 – 335.

[Micheli94] G. De Micheli, "Synthesis and Optimization of Digital Circuits", McGraw-Hill, 1994.

[Bachman99] B. Bachman, H. Zheng, and C. Myers, "Architectural Synthesis of Timed Asynchronous Systems", in IEEE International Conference on Computer Design (ICCD), October, 1999.

[Nattha05-1] N. Jindapetch, H.Saito, P. Phukpattranont, and K.Chetpattananondh, "Area-Speed Ratio Productions for Data-path Resource-Sharing Decisions", The 20th International Conference on Circuits and Systems, Computers, and Communications (ITC-CSCC 2005), Jeju Korea, July 4-7, 2005, pages:765-766.

[Nattha05-2]   N. Jindapetch, P. Phukpattranont, and K. Chetpattananondh , "Effective Resource Sharing in a Second-Order Volterra Filter", PSU-UNS International Conference on Engineering and Environment -ICEE-2005, Novi Sad, May 18-20, 2005, pages T11-3.2:1-4.

[Kim03-1]   E. Kim, D. Lee, H. Saito, H. Nakamura, J. Lee, T. Nanya, "Performance optimization of synchronous control units for datapaths with variable delay arithmetic units", Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC2003), 21-24 Jan. 2003, pages:816 - 819.

[Kim03-2]   E. Kim, H. Saito, J. Lee, D. Lee, H. Nakamura, T. Nanya, "Distributed synchronous control units for dataflow graphs under allocation of telescopic arithmetic units" Proceedings of the Design, Automation and Test in Europe Conference and Exhibition, 2003, pages:276 - 281.

[Saito05]   H. Saito, N.Jindapetch, T. Yoneda, C. Myers, and T. Nanya, "A Scheduling Method for Asynchronous Bundled-Data Implementations Based on the Completion of Data Operations", The 20th International Conference on Circuits/Systems, Computers, and Communications (ITC-CSCC 2005), pp. 433-434, Jeju Korea, July 4-7, 2005.

[Nattha03]   N. Sretasereekul (Jindapetch), H. Saito, E. Kim, M. Ozcan, M. Imai, H.Nakamura, and T. Nanya, "Synthesis of Serial Local Clock Controllers for Asynchronous Circuit Design", IEICE Trans. on Fundamentals, Special Issue on VLSI Design and CAD Algorithms, Vol.E86-A, No.12, pp.3028-3037, December 2003.

[Theobald01]   M. Theobald, and S. Nowick, "Transformations for the Synthesis and Optimization of Asynchronous Distributed Control", Proc. Design Automation Conference 2001, June 2001, Pages: 263 – 268.

[Jain88]   R. Jain, M. Mlinar, and A. Parker, "Area-Time Model for Synthesis of Nonpipelined Designs", Proceedings of the International Conference on Computer-Aided Design, Santa Clara, CA, 1988.

[Park85]   N. Park, and A. Parker, "Synthesis of Optimal Clocking Schemes", Proceedings of Design Automation Conference, Las Vegas, NV, 1985.

[Parker86]   A. Parker, T. Pizzaro, and M. Mlinar, "MAHA: A Program for Datapath Synthesis", Proceedings of the Design Automation Conference, Las Vegas, NV, 1986.

[Kim94]   T. Kim, N. Yonezawa, J.W.S. Liu, and C.L. Liu, "A Scheduling algorithm for conditional resource sharing -- a hierarchical reduction approach", TCAD, 13(4):425-438, 1994.

[Memik03]   S.O. Memik, G. Memik, R. Jafari, E. Kursun, "Global resource sharing for synthesis of control data flow graphs on FPGAs", Proceedings of Design Automation Conference 2003, pp. 604-609, 2-6 June 2003.

[Jaschke98]   C. Jaschke, R. Laur, "Resource constrained modulo scheduling with global resource sharing", Proceedings of 11th International Symposium on System Synthesis 1998, pp. 60-65, 2-4 Dec. 1998.

[Raje97]   S. Raje, R.A. Bergamaschi, "Generalized resource sharing", 1997 IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, pp. 326-332, 9-13 Nov. 1997.